entity FOO is
  port (
    input: in std_logic ;
    output: out std_logic ;
    output2: out std_logic ;
  );
end FOO ;

architecture behv of FOO is
begin
    output <= not input ;
end behv ;